EasyManuals Logo

ARM ARM1176JZF-S User Manual

Default Icon
759 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #264 background imageLoading...
Page #264 background image
System Control Coprocessor
ARM DDI 0301H Copyright © 2004-2009 ARM Limited. All rights reserved. 3-132
ID012310 Non-Confidential, Unrestricted Access
To use the memory remap registers read or write CP15 with:
Opcode_1 set to 0
CRn set to c15
CRm set to c2
Opcode_2 set to 4.
For example:
MRC p15, 0, <Rd>, c15, c2, 4 ; Read Peripheral Port Memory Remap Register
MCR p15, 0, <Rd>, c15, c2, 4 ; Write Peripheral Port Memory Remap Register
3.2.50 c15, Secure User and Non-secure Access Validation Control Register
The purpose of the Secure User and Non-secure Access Validation Control Register is to
control:
access to the system validation registers in User mode and in the Non-secure world
access to the performance monitor unit registers in User mode.
Table 3-134 lists the purpose of the individual bits in the register.
The Secure User and Non-secure Access Validation Control Register is:
in CP15 c15
a 32-bit read/write register in the Secure world only
accessible in privileged modes only.
Figure 3-72 shows the bit arrangement for the Secure User and Non-secure Access Validation
Control Register.
Figure 3-72 Secure User and Non-secure Access Validation Control Register format
Table 3-134 lists how the bit values correspond with the Secure User and Non-secure Access
Validation Control Register functions.
Attempts to write to this register in Secure Privileged mode when CP15SDISABLE is HIGH
result in an Undefined exception, see TrustZone write access disable on page 2-9.
VSBZ
31 10
Table 3-134 Secure User and Non-secure Access Validation Control Register bit functions
Bits Field name Function
[31:1] - UNP/SBZ.
[0] V Controls access to system validation registers from User and Non-secure modes, and to
performance monitor registers in User mode.
0 = system validation registers accessible only from Secure privileged modes, performance
monitor registers accessible only from privileged modes. The reset value is 0.
1 = system validation and performance monitor registers accessible from any mode.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM ARM1176JZF-S and is the answer not in the manual?

ARM ARM1176JZF-S Specifications

General IconGeneral
BrandARM
ModelARM1176JZF-S
CategoryComputer Hardware
LanguageEnglish

Related product manuals