EasyManua.ls Logo

Maxim Integrated MAX32665 - Data Movement from Source to DMA; Data Movement from the DMA to Destination; Table 9-3: Data Movement from Source to DMA FIFO; Table 9-4: Data Movement from the DMA FIFO to Destination

Maxim Integrated MAX32665
457 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MAX32665-MAX32668 User Guide
Maxim Integrated Page 226 of 457
DMACHn_CFG.reqs
el
Peripheral
DMA Source
DMA Destination
0x3F
Reserved
Data Movement From Source to DMA
Table 9-3 shows the fields that control the burst movement of data into the DMA FIFO. The source is a peripheral or
memory.
Table 9-3: Data Movement from Source to DMA FIFO
Register/Field
Description
Comments
DMACHn_SRC
Source address
If the increment enable is set, this increments on every read cycle of the
burst. This field is ignored when the DMA source is a peripheral.
DMACHn_CNT
Number of bytes to transfer
before a CTZ condition occurs
This register is decremented on each read of the burst.
DMACHn_CFG.brst
Burst size (1-32)
This maximum number of bytes moved during the burst read.
DMACHn_CFG.srcw
d
Source width
This determines the maximum data width used during each read of the
AHB burst (byte, two bytes, or four bytes). The actual AHB width might
be less if DMACHn_CNT is not great enough to supply all the needed
bytes.
DMACHn_CFG.srcinc
Source increment enable
Increments DMACHn_SRC. This field is ignored when the DMA source is a
peripheral.
9.2.3 Data Movement From the DMA to Destination
Table 9-4 shows the fields that control the burst movement of data out of the DMA FIFO. The destination is a peripheral or
memory.
Table 9-4: Data Movement from the DMA FIFO to Destination
Register/Field
Description
Comments
DMACHn_DST
Destination address
If the increment enable is set, this increments on every write cycle of the
burst. This field is ignored when the DMA destination is a peripheral.
DMACHn_CFG.brst
Burst size (1-32)
The maximum number of bytes moved during a single AHB read/write
burst.
DMACHn_CFG.dstwd
Destination width
This determines the maximum data width used during each write of the
AHB burst (one byte, two bytes, or four bytes).
DMACHn_CFG.dstinc
Destination increment enable
Increments DMACHn_DST. This field is ignored when the DMA
destination is a peripheral.

Table of Contents