EasyManua.ls Logo

Maxim Integrated MAX32665 - Table 4-50: Low Power VDD Power down Register

Maxim Integrated MAX32665
457 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MAX32665-MAX32668 User Guide
Maxim Integrated Page 84 of 457
RAM Shutdown Control
PWRSEQ_LPMEMSD
[0x0040]
Bits
Field
Access
Reset
Description
6
-
RO
-
Reserved
Do not modify this field.
5
sram5sd
R/W
0
Sysram5 and Sysram11 Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
See Table 4-13 RAM Block Size and Base Address for base address and size
information. Note: See GCR_MEM_CLK register for retention mode power
settings.
4
sram4sd
R/W
0
Sysram4 and Sysram10 Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
See Table 4-13 RAM Block Size and Base Address for base address and size
information. Note: See GCR_MEM_CLK register for retention mode power
settings.
3
sram3sd
R/W
0
Sysram3 and Sysram9 Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
See Table 4-13 RAM Block Size and Base Address for base address and size
information. Note: See GCR_MEM_CLK register for retention mode power
settings.
2
sram2sd
R/W
0
Sysram2 and Sysram8 Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
See Table 4-13 RAM Block Size and Base Address for base address and size
information. Note: See GCR_MEM_CLK register for retention mode power
settings.
1
sram1sd
R/W
0
Sysram1 and Sysram7 Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
See Table 4-13 RAM Block Size and Base Address for base address and size
information. Note: See GCR_MEM_CLK register for retention mode power
settings
0
sram0sd
R/W
0
Sysram0 and Sysram6 Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
See Table 4-13 RAM Block Size and Base Address for base address and size
information. Note: See GCR_MEM_CLK register for retention mode power
settings.
Table 4-50: Low Power VDD Power Down Register
Low Power VDD Power Down
PWRSEQ_LPVDDPD
[0x0044]
Bits
Field
Access
Reset
Description
31:12
-
R/W
-
Reserved
Reserved. Do not modify this field.
11
vdd5pd
R/W
0
Reserved
Reserved. Do not modify this field.

Table of Contents