EasyManua.ls Logo

Maxim Integrated MAX32665 - Table 23-9: Cipher Control Register

Maxim Integrated MAX32665
457 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MAX32665-MAX32668 User Guide
Maxim Integrated Page 446 of 457
Cryptographic Control Register
CRYPTO_CTRL
[0x0000]
BITS
NAME
ACCESS
RESET
DESCRIPTION
9:8
wrsrc
R/W
0
Write FIFO Source Select
This field determines the source of the write FIFO data.
0b00: None
0b01: Cipher Output
0b10: Read FIFO
0b11: Reserved
7
wait_pol
R/W
0
Wait Pin Polarity
This feature is not implemented in this device. Do not change this bit from its default
value.
0: Active low
1: Active high
6
wait_en
R/W
0
Wait Pin Enable
This feature is not implemented in this device. Do not change this bit from its default
value.
0: Disabled
1: Enabled. CMDA will be halted when the pin is in its active state.
5
bsi
R/W
0
Byte Swap Input
Note: No byte swap occurs if there is not a full word.
0: No effect.
1: Byte swap input.
4
bso
R/W
0
Byte Swap Output
Note: No byte swap occurs if there is not a full word.
0: No effect.
1: Byte swap output.
3
-
RO
0
Reserved for Future Use
Do not modify this field from its default value.
2
src
R/W
0
Source Select
This bit selects the hash function and CRC generator input source.
0: Input FIFO
1: Output FIFO
1
int
R/W
0
Interrupt Enable
Generates an interrupt when done or error set.
0: Interrupt disabled
1: Interrupt asserted when CRYPTO_CTRL.done is set.
0
rst
R/W
0
Reset Cryptographic Accelerator
Setting this bit initiates an internal reset of the cryptographic accelerator. Software
must poll the CRYPTO_CTRL.rdy bit to determine when the reset process is complete.
All cryptographic internal states and related registers are reset to their default reset
values. Control register such as CRYPTO_CTRL, CIPHER_CTRL, HASH_CTRLCRC_CTRL,,
MAA_CTRL (with the exception of the STC bit). HASH MSG_SZ_3:0, and MAA_MAWS
retain their values. This bit automatically clears itself after one cycle.
0: No effect
1: Reset cryptographic accelerator
Table 23-9: Cipher Control Register
Cipher Control Register
CIPHER_CTRL
[0x0004]
BITS
NAME
ACCESS
RESET
DESCRIPTION
31:11
-
RO
0
Reserved for Future Use
Do not modify this field from its default value.

Table of Contents