EasyManuals Logo

Maxim Integrated MAX32665 User Manual

Maxim Integrated MAX32665
457 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #240 background imageLoading...
Page #240 background image
MAX32665-MAX32668 User Guide
Maxim Integrated Page 240 of 457
Figure 10-1: Galois Field CRC and LFSR Architecture
Different polynomials generate different sequences of random data. Ideally, an n-bit polynomial generates a random
sequence of
bits. Not all polynomials are maximal length. Some repeat before the theoretical maximum length of
. There are thousands of different maximal length 32-bit LFSR polynomials. You can use any length of an LFSR
polynomial up to 32 bits. Some tables of maximal length LFSR polynomials omit the MSB
󰇛
󰇜
term or the LSB
󰇛
󰇜
term. Fibonacci LFSRs feed back the XOR of all the taps to the constant term
. It is often implied when listing the taps
but must be present when writing the polynomial to the CRC_POLY register.
The crypto accelerator automatically generates the next sequence of 32 bits whenever the CRYPTO_LFSR register is read. If
the PRNG control bit is set, the incoming data is forced to zero. You can use the DMA to quickly fill a block of memory with
pseudo-random data.
10.3 Registers
See Table 3-1: APB Peripheral Base Address Map for this peripheral/module's base address. If multiple instances are
provided, each will have a unique base address. Unless specified otherwise, all fields are reset on a system reset, soft reset,
POR, and the peripheral-specific reset, if applicable.
Table 10-2: CRC Register Summary
Offset
Register Name
Access
Description
[0x0000]
CRYPTO_CTRL
R/W
Crypto Control Register
[0x000C]
CRC_CTRL
R/W
CRC Control Register
[0x0010]
CRC_DMA_SRC
R/W
CRC DMA Source Address Register
[0x0014]
CRC_DMA_DST
R/W
CRC DMA Destination Address Register
[0x0018]
CRC_DMA_CNT
R/W
CRC DMA Byte Count Register
[0x0020]
CRC_DATA_IN0
R/W
CRC Data Input Register 0 (Bits 31:0)
[0x0024]
CRC_DATA_IN1
R/W
CRC Data Input Register 0 (Bits 63:32)
[0x0028]
CRC_DATA_IN2
R/W
CRC Data Input Register 0 (Bits 95:64)
[0x002C]
CRC_DATA_IN3
R/W
CRC Data Input Register 0 (Bits 127:96)
[0x0030]
CRC_DATA_OUT0
R/W
CRC Data Output Register 0 (Bits 31:0)



Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Maxim Integrated MAX32665 and is the answer not in the manual?

Maxim Integrated MAX32665 Specifications

General IconGeneral
BrandMaxim Integrated
ModelMAX32665
CategoryMotherboard
LanguageEnglish