EasyManuals Logo

Maxim Integrated MAX32665 User Manual

Maxim Integrated MAX32665
457 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #268 background imageLoading...
Page #268 background image
MAX32665-MAX32668 User Guide
Maxim Integrated Page 268 of 457
UART Interrupt Enable
UARTn_INT_EN
[0x000C]
Bits
Field
Access
Reset
Description
6
tx_fifo_lvl
R/W
0
Transmit FIFO Threshold Level Interrupt Enable
Enables the Transmit FIFO threshold level interrupt. This interrupt occurs when the
number of entries in the Transmit FIFO is equal or less than the value set in
UARTn_CTRL1.tx_fifo_lvl.
0: Disabled.
1: Enabled.
5
tx_fifo_ae
R/W
0
Transmit FIFO Almost Empty Interrupt Enable
This interrupt occurs when there is one byte remaining in the Transmit FIFO.
0: Disabled.
1: Enabled.
4
rx_fifo_lvl
R/W
0
Receive FIFO Threshold Level Interrupt Enable
0: Disabled
1: Enabled
Note: See Table 12-1: UART Interrupt Conditions for description.
3
rx_overrun
R/W
0
Receive FIFO Overrun Interrupt Enable
0: Disabled.
1: Enabled.
Note: See Table 12-1: UART Interrupt Conditions for description.
2
cts
R/W
0
CTS State Change Interrupt Enable
Enable the CTS level change interrupt event. This is often referred to as Modem Status
Interrupt.
0: Disabled.
1: Enabled.
1
rx_parity_error
R/W
0
Receive Parity Error Interrupt Enable
0: Disabled.
1: Enabled.
0
rx_frame_error
R/W
0
Receive Frame Error Interrupt Enable
0: Disabled.
1: Enabled.
Table 12-8: UART Interrupt Flags Register
UART Interrupt Flags
UARTn_INT_FL
[0x0010]
Bits
Field
Access
Reset
Description
31:10
-
RO
0
Reserved for Future Use
Do not modify this field.
9
break_end
R/W1C
0
BREAK End Interrupt Flag
When the UART receives a series of BREAK frames, this flag is set when the last BREAK
frame is received. Write 1 to clear this field.
0: Last BREAK condition has not occurred.
1: Last BREAK condition has occurred.
Note: See Table 12-1: UART Interrupt Conditions for description.
8
rx_to
R/W1C
0
Receive Frame Timeout Interrupt Flag
This field is set when a receive frame timeout occurs. Write 1 to clear this field.
0: Receive frame timeout has not occurred.
1: A receive frame timeout was detected by the UART.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Maxim Integrated MAX32665 and is the answer not in the manual?

Maxim Integrated MAX32665 Specifications

General IconGeneral
BrandMaxim Integrated
ModelMAX32665
CategoryMotherboard
LanguageEnglish