EasyManuals Logo

Maxim Integrated MAX32665 User Manual

Maxim Integrated MAX32665
457 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #83 background imageLoading...
Page #83 background image
MAX32665-MAX32668 User Guide
Maxim Integrated Page 83 of 457
Peripheral Low Power Wakeup Enable
PWRSEQ_LPPWEN
[0x0034]
Bits
Field
Access
Reset
Description
2
usbvbuswken
R/W
0
USB VBUS State Change Wakeup Enable
Write 1 to enable an interrupt and wakeup the device from any low power
mode when PWRSEQ_LPPWST.usbvbuswkst = 1.
1:0
usblswkst
R/W
0
USB Line State Change Wakeup Enable
Write 0b11 to enable an interrupt and wakeup the device from any low power
mode when PWRSEQ_LPPWST.usblswkst does not equal 0.
Table 4-49: RAM Shutdown Control Register
RAM Shutdown Control
PWRSEQ_LPMEMSD
[0x0040]
Bits
Field
Access
Reset
Description
31:15
-
RO
0
Reserved
Do not modify this field.
14
icache1sd
R/W
0
Internal Flash ICC1 Shut Down
Write 1 to shut off power to the Internal Flash Memory ICC1.
Note: When this field is set, the contents of the Internal Flash Memory ICache1
RAM are destroyed. See GCR_MEM_CLK register for retention mode power
settings
13
Rom1sd
R/W
0
ROM1 Shut Down
0: Power enabled.
1: Power shut down.
12
rom0sd
R/W
0
ROM0 Shut Down
0: Power enabled.
1: Power shut down.
11
usbfifosd
R/W
0
USB FIFO Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
Note: See GCR_MEM_CLK register for retention mode power settings.
10
cryptosd
R/W
0
Crypto MAA RAM Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
Note: See GCR_MEM_CLK register for retention mode power settings.
9
scachesd
R/W
0
SRCC Cache RAM Shut Down
Write 1 to shut off power to the SPI-XIPR Cache RAM.
Note: When this field is set, the contents of the SPI-XIPR Cache RAM, are
destroyed. See GCR_MEM_CLK register for retention mode power settings.
8
icachexipsd
R/W
0
SFCC Cache RAM Shut Down
Write 1 to shut off power to the SPI-XIPF Cache RAM.
Note: When this field is set, the contents of the SPI-XIPF Cache RAM, are
destroyed. See GCR_MEM_CLK register for retention mode power settings.
7
icache0sd
R/W
0
Internal Flash ICC0 Shut Down
0: Power enabled.
1: Power shut down. Affected memory is destroyed.
See Table 4-13 RAM Block Size and Base Address for base address and size
information. Note: See GCR_MEM_CLK register for retention mode power
settings.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Maxim Integrated MAX32665 and is the answer not in the manual?

Maxim Integrated MAX32665 Specifications

General IconGeneral
BrandMaxim Integrated
ModelMAX32665
CategoryMotherboard
LanguageEnglish