EasyManua.ls Logo

Maxim Integrated MAX32665 - Table 4-60: Memory Clock Control Register

Maxim Integrated MAX32665
457 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MAX32665-MAX32668 User Guide
Maxim Integrated Page 96 of 457
Peripheral Clocks Disable 0
GCR_PCLK_DIS0
[0x0024]
Bits
Field
Access
Reset
Description
6
spi0
R/W
1
SPI0 Clock Disable
Disabling a clock disables functionality while also saving power. Reads and writes to
peripheral registers are disabled. Peripheral register states are retained.
0: Clock enabled.
1: Clock disabled.
5
dma0
R/W
1
DMA0 Clock Disable
Disabling a clock disables functionality while also saving power. Reads and writes to
peripheral registers are disabled. Peripheral register states are retained.
0: Clock enabled.
1: Clock disabled.
4
-
RO
-
Reserved
Do not modify this field.
3
usb
R/W
1
USB Clock Disable
Disabling a clock disables functionality while also saving power. Reads and writes to
peripheral registers are disabled. Peripheral register states are retained.
0: Clock enabled.
1: Clock disabled.
2
-
RO
-
Reserved
Do not modify this field.
1
gpio1
R/W
1
GPIO1 Port and Pad Logic Clock Disable
Disabling a clock disables functionality while also saving power. Reads and writes to
peripheral registers are disabled. Peripheral register states are retained.
0: Clock enabled.
1: Clock disabled.
0
gpio0
R/W
1
GPIO0 Port and Pad Logic Clock Disable
Disabling a clock disables functionality while also saving power. Reads and writes to
peripheral registers are disabled. Peripheral register states are retained.
0: Clock enabled.
1: Clock disabled.
Table 4-60: Memory Clock Control Register
Memory Clock Control
GCR_MEM_CLK
[0x0028]
Bits
Field
Access
Reset
Description
31
icache1ls
R/W
0
Internal Flash ICC1 LIGHTSLEEP Enable
Data is unavailable for read/write operations in LIGHTSLEEP mode but is retained.
0: ACTIVE mode.
1: LIGHTSLEEP mode enabled.
30
rom1ls
R/W
0
ROM1 LIGHTSLEEP Enable
Data is unavailable for read/write operations in LIGHTSLEEP mode but is retained.
0: ACTIVE mode.
1: LIGHTSLEEP mode enabled.
29
rom0ls
R/W
0
ROM0 LIGHTSLEEP Enable
Data is unavailable for read/write operations in LIGHTSLEEP mode but is retained.
0: ACTIVE mode.
1: LIGHTSLEEP mode enabled.

Table of Contents