Baud Rate, Delay &
Transfer Control
Shift Register
SPI
SCK
S PI
16
Data
Data
TX FIFO
Slave Bus Interface
Clock/Reset
POPR
eDMA
INTC
DMA and Interrupt Control
PUSHR
RX FIFO
CMD
32
8
PCS[x]/SS
SIN
SOUT
Figure 45-1. SPI Block Diagram
45.1.2
Features
The module supports the following features:
• Full-duplex, three-wire synchronous transfers
• Master mode
• Slave mode
• Data streaming operation in Slave mode with continuous slave selection
• Buffered transmit operation using the transmit first in first out (TX FIFO) with depth
of 4 entries
• Buffered receive operation using the receive FIFO (RX FIFO) with depth of 4 entries
• TX and RX FIFOs can be disabled individually for low-latency updates to SPI
queues
Introduction
K22F Sub-Family Reference Manual, Rev. 4, 08/2016
1124 NXP Semiconductors
To Next Page
Loading...
