Table 2-1. Module functional categories (continued)
Module category Description
• System oscillator to provide clock source for the MCU
• RTC oscillator to provide clock source for the RTC
Security • Cyclic Redundancy Check module for error detection
Analog • High speed analog-to-digital converter
• Comparator
• Digital-to-analog converter
• Internal voltage reference
• Bandgap voltage reference
Timers • Programmable delay block
• FlexTimers
• Periodic interrupt timer
• Low power timer
• Independent real time clock
Communications • USB OTG controller with built-in FS/LS transceiver
• USB voltage regulator
• Serial peripheral interface
• Inter-integrated circuit (I
2
C)
• UART
• Low-power UART (LPUART)
• Integrated interchip sound (I
2
S)
Human-Machine Interfaces (HMI) • General purpose input/output controller
2.2.1 ARM® Cortex®-M4 Core Modules
The following core modules are available on this device.
Table 2-2. Core modules
Module Description
ARM Cortex-M4 The ARM® Cortex®-M4 is the newest member of the Cortex M Series of
processors targeting microcontroller cores focused on very cost sensitive,
deterministic, interrupt driven environments. The Cortex M4 processor is based on
the ARMv7 Architecture and Thumb®-2 ISA and is upward compatible with the
Cortex M3, Cortex M1, and Cortex M0 architectures. Cortex M4 improvements
include an ARMv7 Thumb-2 DSP (ported from the ARMv7-A/R profile
architectures) providing 32-bit instructions with SIMD (single instruction multiple
data) DSP style multiply-accumulates and saturating arithmetic.
Floating point unit (FPU) A single-precision floating point unit (FPU) that is compliant to the IEEE Standard
for Floating-Point Arithmetic (IEEE 754).
NVIC The ARMv7-M exception model and nested-vectored interrupt controller (NVIC)
implement a relocatable vector table supporting many external interrupts, a single
non-maskable interrupt (NMI), and priority levels.
The NVIC replaces shadow registers with equivalent system and simplified
programmability. The NVIC contains the address of the function to execute for a
particular handler. The address is fetched via the instruction port allowing parallel
register stacking and look-up. The first sixteen entries are allocated to ARM
internal sources with the others mapping to MCU-defined interrupts.
Table continues on the next page...
Module Functional Categories
K22F Sub-Family Reference Manual, Rev. 4, 08/2016
50 NXP Semiconductors
To Next Page
Loading...
