EasyManuals Logo

NXP Semiconductors LPC1768 User Manual

NXP Semiconductors LPC1768
841 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #643 background imageLoading...
Page #643 background image
UM10360 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
User manual Rev. 3 — 19 December 2013 643 of 841
33.1 Features
• Supports both standard JTAG and ARM Serial Wire Debug modes.
• Direct debug access to all memories, registers, and peripherals.
• No target resources are required for the debugging session.
• Trace port provides CPU instruction trace capability. Output can be via a 4-bit trace
data port, or Serial Wire Viewer.
• Eight Breakpoints. Six instruction breakpoints that can also be used to remap
instruction addresses for code patches. Two data comparators that can be used to
remap addresses for patches to literal values.
• Four data Watchpoints that can also be used as trace triggers.
• Instrumentation Trace Macrocell allows additional software controlled trace.
33.2 Introduction
Debug and trace functions are integrated into the ARM Cortex-M3. Serial wire debug and
trace functions are supported in addition to a standard JTAG debug and parallel trace
functions. The ARM Cortex-M3 is configured to support up to eight breakpoints and four
watchpoints.
33.3 Description
Debugging with the LPC176x/5x defaults to JTAG. Once in the JTAG debug mode, the
debug tool can switch to Serial Wire Debug mode.
Trace can be done using either a 4-bit parallel interface or the Serial Wire Output. When
the Serial Wire Output is used, less data can be traced, but it uses no application related
pins. Parallel trace has a greater bandwidth, but uses 5 functional pins that may be
needed in the application. Note that the trace function available for the Cortex-M3 is
functionally very different than the trace that was available for previous ARM7 based
devices, using only 5 pins instead of 10.
33.4 Pin Description
The tables below indicate the various pin functions related to debug and trace. Some of
these functions share pins with other functions which therefore may not be used at the
same time. Use of the JTAG port excludes use of Serial Wire Debug and Serial Wire
Output. Use of the parallel trace requires 5 pins that may be part of the user application,
limiting debug possibilities for those features. Trace using the Serial Wire Output does not
have this limitation, but has a limited bandwidth.
UM10360
Chapter 33: LPC176x/5x JTAG, Serial Wire Debug (SWD), and
Trace
Rev. 3 — 19 December 2013 User manual

Table of Contents

Other manuals for NXP Semiconductors LPC1768

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors LPC1768 and is the answer not in the manual?

NXP Semiconductors LPC1768 Specifications

General IconGeneral
BrandNXP Semiconductors
ModelLPC1768
CategoryMicrocontrollers
LanguageEnglish

Related product manuals