NXP Semiconductors LPC1768 - Chapter 34: Appendix: Cortex-M3 User Guide; ARM Cortex-M3 User Guide: Introduction; About the Processor and Core Peripherals

UM10360 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
User manual Rev. 3 — 20 December 2013 646 of 841
34.1 ARM Cortex-M3 User Guide: Introduction
The material in this appendix is provided by ARM Limited for inclusion in the User
Manuals of devices containing the Cortex-M3 CPU. Minimal changes have been
made to reflect implementation options and other distinctions that apply
specifically to LPC176x/5x devices.
34.1.1 About the processor and core peripherals
The Cortex-M3 processor is a high performance 32-bit processor designed for the
microcontroller market. It offers significant benefits to developers, including:
• outstanding processing performance combined with fast interrupt handling
• enhanced system debug with extensive breakpoint and trace capabilities
• efficient processor core, system and memories
• ultra-low power consumption with integrated sleep modes
• platform security, with optional integrated memory protection unit (MPU).
The Cortex-M3 processor is built on a high-performance processor core, with a 3-stage
pipeline Harvard architecture, making it ideal for demanding embedded applications. The
processor delivers exceptional power efficiency through an efficient instruction set and
extensively optimized design, providing high-end processing hardware including
single-cycle 32x32 multiplication and dedicated hardware division.
UM10360
Chapter 34: Appendix: Cortex-M3 user guide
Rev. 3 — 20 December 2013 User manual
Fig 140. Typical Cortex-M3 implementation
3URFHVVRU
FRUH
(PEHGGHG
7UDFH0DFURFHOO
19,&
'HEXJ
$FFHVV
3RUW
0HPRU\
SURWHFWLRQXQLW
:,&
6HULDO
:LUH
YLHZHU
%XVPDWUL[
&RGH
LQWHUIDFH
65$0DQG
SHULSKHUDOLQWHUIDFH
'DWD
ZDWFKSRLQWV
)ODVK
SDWFK
&RUWH[0
SURFHVVRU