NXP Semiconductors LPC1768 - Receive Filter Wol Clear Register (Rxfilterwolclear - 0 X5000 0208); Hash Filter Table Lsbs Register (Hashfilterl - 0 X5000 0210)

UM10360 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
User manual Rev. 3 — 19 December 2013 168 of 841
NXP Semiconductors
UM10360
Chapter 10: LPC176x/5x Ethernet
The bits in this register record the cause for a WoL. Bits in RxFilterWoLStatus can be
cleared by writing the RxFilterWoLClear register.
10.13.3 Receive Filter WoL Clear Register (RxFilterWoLClear - 0x5000 0208)
The Receive Filter Wake-up on LAN Clear register (RxFilterWoLClear) is a write-only
register with an address of 0x5000 0208.
Table 167
lists the definition of the individual bits in the register.
The bits in this register are write-only; writing resets the corresponding bits in the
RxFilterWoLStatus register.
10.13.4 Hash Filter Table LSBs Register (HashFilterL - 0x5000 0210)
The Hash Filter table LSBs register (HashFilterL) has an address of 0x5000 0210.
Table 168
lists the bit definitions of the register. Details of Hash filter table use can be
found in Section 10.17.10 “
Receive filtering” on page 199.
6 - Unused 0x0
7 RxFilterWoL When the value is ’1’, the receive filter caused WoL. 0
8 MagicPacketWoL When the value is ’1’, the magic packet filter caused
WoL.
0
31:9 - Unused 0x0
Table 166. Receive Filter WoL Status register (RxFilterWoLStatus - address 0x5000 0204) bit
description …continued
Bit Symbol Function Reset
value
Table 167. Receive Filter WoL Clear register (RxFilterWoLClear - address 0x5000 0208) bit
description
Bit Symbol Function Reset
value
0 AcceptUnicastWoLClr When a ’1’ is written to one of these bits (0 to 5), the
corresponding status bit in the RxFilterWoLStatus
register is cleared.
0
1 AcceptBroadcastWoLClr 0
2 AcceptMulticastWoLClr 0
3 AcceptUnicastHashWoLClr 0
4 AcceptMulticastHashWoLClr 0
5 AcceptPerfectWoLClr 0
6 - Unused 0x0
7 RxFilterWoLClr When a ’1’ is written to one of these bits (7 and/or 8),
the corresponding status bit in the RxFilterWoLStatus
register is cleared.
0
8 MagicPacketWoLClr 0
31:9 - Unused 0x0
Table 168. Hash Filter Table LSBs register (HashFilterL - address 0x5000 0210) bit
description
Bit Symbol Function Reset
value
31:0 HashFilterL Bits 31:0 of the imperfect filter hash table for receive
filtering.
0x0