ST STM32L4x6

DocID024597 Rev 3 1015/1693
RM0351 Basic timers (TIM6/TIM7)
1022
Figure 336. Counter timing diagram, internal clock divided by N
Figure 337. Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not
preloaded)

)

069
&.B36&
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ
8,)
)) 
069
&.B36&
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ
8,)


  



 


&(1
$XWRUHORDGSUHORDG
UHJLVWHU
:ULWHDQHZYDOXHLQ7,0[B$55