To Next Page

To Previous Page

DocID024597 Rev 3 357/1693

RM0351 Flexible static memory controller (FSMC)

399

Mode A - SRAM/PSRAM (CRAM) OE toggling

Figure 33. ModeA read access waveforms

1. NBL[1:0] are driven low during the read access

Figure 34. ModeA write access waveforms

!;=

./%

!$$3%4 $!4!34

-EMORYTRANSACTION

.%X

$;=

(#,+CYCLES (#,+CYCLES

.7%

.",;=

DATADRIVEN

BYMEMORY

-36

(IGH

06Y9

$>@

12(

$''6(7 '$7$67

0HPRU\WUDQVDFWLRQ

1([

'>@

+&/.F\FOHV +&/.F\FOHV

1:(

1%/>@

GDWDGULYHQE\)0&

+&/.

ST STM32L4x6 User Manual

Questions and Answers: