ST STM32L4x6

Direct memory access controller (DMA) RM0351
296/1693 DocID024597 Rev 3
The block diagram is shown in the following figure.
Figure 23. DMA block diagram
10.3 DMA implementation
This manual describes the full set of features implemented in DMA1. DMA2 supports the
same number of channels, and is identical to DMA1.
069
65$0
&K
&K
&K
'0$
'0$UHTXHVWV
5HVHWFORFNFRQWURO5&&
&RUWH[

0ZLWK)38
)ODVKLQWHUIDFH
$3%SHULSKHUDOV
ZLWK'0$FDSDELOLW\
')6'06$,6$,7,0
7,07,07,07,0
86$5763,6'00&
$3%SHULSKHUDOV
ZLWK'0$FDSDELOLW\
6:30,/38$57'$&
'$&,&,&,&
86$5786$578$57
8$5763,63,7,0
7,07,07,07,07,0
)0&DQG4XDG63,
$+%SHULSKHUDOV
ZLWK'0$FDSDELOLW\
$(6$'&$'&$'&
&5&
6EXV
'EXV
,EXV
76&
65$0
$+%
%ULGJH

$3%
$3%
,&RGH
'&RGH
%ULGJH

'0$
&K
&K
&K
'0$
%XVPDWUL[
'0$
Table 36. DMA implementation
Feature DMA1 DMA2
Number of DMA channels 7 7