ST STM32L4x6

Flexible static memory controller (FSMC) RM0351
360/1693 DocID024597 Rev 3
Figure 36. Mode2 write access waveforms
Figure 37. ModeB write access waveforms
The differences with Mode1 are the toggling of NWE and the independent read and write
timings when extended mode is set (Mode B).
!;=
./%
!$$3%4 $!4!34
-EMORYTRANSACTION
.%X
$;=
(#,+CYCLES (#,+CYCLES
.7%
.!$6
DATADRIVEN
BYMEMORY
-36
(IGH
$>@
12(
$''6(7 '$7$67
0HPRU\WUDQVDFWLRQ
1([
'>@
+&/.F\FOHV
+&/.F\FOHV
1:(
1$'9
GDWDGULYHQE\)0&
069
+&/.