DocID024597 Rev 3 481/1693
RM0351 Analog-to-digital converters (ADC)
540
Oversampling regular channels only
The regular oversampling mode bit ROVSM defines how the regular oversampling
sequence is resumed if it is interrupted by injected conversion:
– in continued mode, the accumulation re-starts from the last valid data (prior to the
conversion abort request due to the injected trigger). This ensures that
oversampling will be completed whatever the injection frequency (providing at
least one regular conversion can be completed between triggers);
– in resumed mode, the accumulation re-starts from 0 (previous conversions results
are ignored). This mode allows to guarantee that all data used for oversampling
were converted back-to-back within a single timeslot. Care must be taken to have
a injection trigger period above the oversampling period length. If this condition is
not respected, the oversampling cannot be completed and the regular sequencer
will be blocked.
The Figure 106 gives examples for a 4x oversampling ratio.
Figure 106. Regular oversampling modes (4x ratio)
Oversampling Injected channels only
The Injected oversampling mode bit JOVSE enables oversampling solely for conversions in
the injected sequencer.
Oversampling regular and Injected channels
It is possible to have both ROVSE and JOVSE bits set. In this case, the regular
oversampling mode is forced to resumed mode (ROVSM bit ignored), as represented on
069
&K2
2YHUVDPSOLQJ
FRQWLQXHG
5HJXODUFKDQQHOV
&K0
&K0
&K0
&K1
&K1
&K1
&K1
&K0
&K0
2YHUVDPSOLQJ
VWRSSHG
&K- &K.
7ULJJHU
,QMHFWHGFKDQQHOV
&RQWLQXHGPRGH5296( -296( 52960 75296 ;
&K0
2YHUVDPSOLQJ
UHVXPHG
5HJXODUFKDQQHOV
&K0
&K0
&K0
&K1
&K1
&K1
&K1
&K0
&K0
2YHUVDPSOLQJ
DERUWHG
&K- &K.
7ULJJHU
,QMHFWHGFKDQQHOV
5HVXPHGPRGH5296( -296( 52960 75296 ;
$ERUW
$ERUW
-(2&
-(2&
To Next Page
Loading...
Need help?
General
