ST STM32L4x6

DocID024597 Rev 3 759/1693
RM0351 Advanced-control timers (TIM1/TIM8)
856
Figure 195. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not
preloaded)
Figure 196. Counter timing diagram, update event when ARPE=1 (TIMx_ARR
preloaded)
&& ϯϲ
069
<ͺW^
dŝŵĞƌĐůŽĐŬс<ͺEd
ŽƵŶƚĞƌƌĞŐŝƐƚĞƌ
hƉĚĂƚĞĞǀĞŶƚ;hsͿ
ŽƵŶƚĞƌŽǀĞƌĨůŽǁ
hƉĚĂƚĞŝŶƚĞƌƌƵƉƚĨůĂŐ;h/&Ϳ
ϬϬ
ϬϮ
Ϭϯ Ϭϰ Ϭϱ
Ϭϲ
ϬϳϯϮ
ϯϯ
ϯϰ ϯϱ
ϯϲϯϭ
Ϭϭ
E
ƵƚŽͲƌĞůŽĂĚƉƌĞůŽĂĚƌĞŐŝƐƚĞƌ
tƌŝƚĞĂŶĞǁǀĂůƵĞŝŶd/DdžͺZZ
069
)

&.B36&
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ
8,)


  

)
)
) )
))

&(1
$XWRUHORDGSUHORDG
UHJLVWHU
:ULWHDQHZYDOXHLQ7,0[B$55
$XWRUHORDGVKDGRZ
UHJLVWHU
)
