Analog-to-digital converters (ADC) RM0351
476/1693 DocID024597 Rev 3
ADCy_AWDx_OUT signal output generation
Each analog watchdog is associated to an internal hardware signal ADCy_AWDx_OUT
(y=ADC number, x=watchdog number) which is directly connected to the ETR input
(external trigger) of some on-chip timers. Refer to the on-chip timers section to understand
how to select the ADCy_AWDx_OUT signal as ETR.
ADCy_AWDx_OUT is activated when the associated analog watchdog is enabled:
• ADCy_AWDx_OUT is set when a guarded conversion is outside the programmed
thresholds.
• ADCy_AWDx_OUT is reset after the end of the next guarded conversion which is
inside the programmed thresholds (It remains at 1 if the next guarded conversions are
still outside the programmed thresholds).
• ADCy_AWDx_OUT is also reset when disabling the ADC (when setting ADDIS=1).
Note that stopping regular or injected conversions (setting ADSTP=1 or JADSTP=1)
has no influence on the generation of ADCy_AWDx_OUT.
Note: AWDx flag is set by hardware and reset by software: AWDx flag has no influence on the
generation of ADCy_AWDx_OUT (ex: ADCy_AWDx_OUT can toggle while AWDx flag
remains at 1 if the software did not clear the flag).
Figure 99. ADCy_AWDx_OUT signal generation (on all regular channels)
(2&)/$*
$'&
67$7(
5'<
$:'[)/$*
&RQYHUVLRQ
RXWVLGH
$'&\B$:'[B287
LQVLGH
FOHDUHG
E\6:
&RQYHUWLQJUHJXODUFKDQQHOV
5HJXODUFKDQQHOVDUHDOOJXDUGHG
069
&RQYHUVLRQ &RQYHUVLRQ &RQYHUVLRQ &RQYHUVLRQ &RQYHUVLRQ &RQYHUVLRQ
RXWVLGHLQVLGH RXWVLGH RXWVLGH LQVLGH
FOHDUHG
E\6:
FOHDUHG
E\6:
FOHDUHG
E\6:
To Next Page
Loading...
Need help?
General
