ST STM32L4x6 User Manual

DocID024597 Rev 3 1459/1693
RM0351 Controller area network (bxCAN)
1494
42.7.2 Time triggered communication mode
In this mode, the internal counter of the CAN hardware is activated and used to generate the
Time Stamp value stored in the CAN_RDTxR/CAN_TDTxR registers, respectively (for Rx
and Tx mailboxes). The internal counter is incremented each CAN bit time (refer to
Section 42.7.7: Bit timing). The internal counter is captured on the sample point of the Start
Of Frame bit in both reception and transmission.
42.7.3 Reception handling
For the reception of CAN messages, three mailboxes organized as a FIFO are provided. In
order to save CPU load, simplify the software and guarantee data consistency, the FIFO is
managed completely by hardware. The application accesses the messages stored in the
FIFO through the FIFO output mailbox.
Valid message
A received message is considered as valid when it has been received correctly according to
the CAN protocol (no error until the last but one bit of the EOF field) and It passed through
the identifier filtering successfully, see Section 42.7.4: Identifier filtering.
Figure 484. Receive FIFO states
%-049
0%.$).'?
0%.$).'?
0%.$).'?
/6%225.
6ALID-ESSAGE
2ECEIVED
-36
&-0X
&/62
&0-X
&/62
&0-X
&/62
&0-X
&/62
&0-X
&/62
2ELEASE
-AILBOX
2&/-
6ALID-ESSAGE
2ECEIVED
6ALID-ESSAGE
2ECEIVED
6ALID-ESSAGE
2ECEIVED
2ELEASE
-AILBOX
2&/-
2ELEASE
-AILBOX
2&/-
6ALID-ESSAGE
2ECEIVED
2ELEASE
-AILBOX

ST STM32L4x6 Specifications

General

Brand	ST
Model	STM32L4x6
Category	Microcontrollers
Language	English