ST STM32L4x6 - Figure 470. SDMMC Adapter

DocID024597 Rev 3 1397/1693
RM0351 SD/SDIO/MMC card host interface (SDMMC)
1450
41.3.1 SDMMC adapter
Figure 470 shows a simplified block diagram of an SDMMC adapter.
Figure 470. SDMMC adapter
The SDMMC adapter is a multimedia/secure digital memory card bus master that provides
an interface to a multimedia card stack or to a secure digital memory card. It consists of five
subunits:
• Adapter register block
• Control unit
• Command path
• Data path
• Data FIFO
Note: The adapter registers and FIFO use the APB2 bus clock domain (PCLK2). The control unit,
command path and data path use the SDMMC adapter clock domain (SDMMCCLK).
Adapter register block
The adapter register block contains all system registers. This block also generates the
signals that clear the static flags in the multimedia card. The clear signals are generated
when 1 is written into the corresponding bit location in the SDMMC Clear register.
Control unit
The control unit contains the power management functions and the clock divider for the
memory card clock.
There are three power phases:
• power-off
• power-up
• power-on
DLE
7R$3%
LQWHUIDFH
&RQWUROXQLW
&RPPDQG
SDWK
'DWDSDWK
$GDSWHU
UHJLVWHUV
6'00&B&.
6'00&B&0'
6'00&B'>@
6'00&DGDSWHU
3&/. 6'00&&/.
),)2
&DUGEXV