EasyManua.ls Logo

ST STM32L4x6

ST STM32L4x6
1693 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Low-power timer (LPTIM) RM0351
1024/1693 DocID024597 Rev 3
30.4 LPTIM functional description
30.4.1 LPTIM block diagram
Figure 340. Low-power timer block diagram
30.4.2 LPTIM reset and clocks
The LPTIM can be clocked using several clock sources. It can be clocked using an internal
clock signal which can be chosen among APB, LSI, LSE or HSI16 sources through the
Clock Tree controller (RCC). Also, the LPTIM can be clocked using an external clock signal
injected on its external Input1. When clocked with an external clock source, the LPTIM may
run in one of these two possible configurations:
The first configuration is when the LPTIM is clocked by an external signal but in the
same time an internal clock signal is provided to the LPTIM either from APB or any
other embedded oscillator including LSE, LSI and HSI16.
The second configuration is when the LPTIM is solely clocked by an external clock
source through its external Input1. This configuration is the one used to realize Timeout
function or Pulse counter function when all the embedded oscillators are turned off
after entering a low-power mode.
5&&
/37,0
$3%B,7)
.HUQHO
069
VZ
WULJJHU
XSWRH[W
WULJJHU
&/.08;
+6,
/6,
/6(
$3%FORFN
ELWFRPSDUH
ELWFRXQWHU
ELW$55
2XW
3UHVFDOHU
0X[WULJJHU
*OLWFK
ILOWHU
*OLWFK
ILOWHU
,QSXW
(QFRGHU
*OLWFK
ILOWHU
,QSXW
8SGRZQ
µ
&2817
02'(

Table of Contents

Related product manuals