DocID024597 Rev 3 1205/1693
RM0351 Universal synchronous asynchronous receiver transmitter (USART)
1282
written). This means that it is not possible to receive synchronous data without transmitting
data.
The LBCL, CPOL and CPHA bits have to be selected when the USART is disabled (UE=0)
to ensure that the clock pulses function correctly.
Figure 394. USART example of synchronous transmission
Figure 395. USART data clock timing diagram (M bits = 00)
06Y9
86$57
6\QFKURQRXVGHYLFH
HJVODYH63,
5;
7;
'DWDRXW
'DWDLQ
&ORFN
&.
06Y9
06%
06%
/6%
/6%
6WDUW
6WDUW 6WRS
,GOHRUSUHFHGLQJ
WUDQVPLVVLRQ
,GOHRUQH[W
WUDQVPLVVLRQ
/%&/ELWFRQWUROVODVWGDWDSXOVH
&DSWXUHVWUREH
'DWDRQ5;
IURPVODYH
'DWDRQ7;
IURPPDVWHU
&ORFN&32/ &3+$
&ORFN&32/ &3+$
&ORFN&32/ &3+$
&ORFN&32/ &3+$
6WRS
0ELWV
To Next Page
Need help?
General
