DocID024597 Rev 3 627/1693
RM0351 Digital filter for sigma delta modulators (DFSDM)
657
the sequence of injected conversions finishes, the continuous regular conversions start
again if RCONT is still set (and RPEND bit will signalize the delayed start on the first regular
conversion result).
Precedence also matters when actions are initiated by the same write to DFSDM, or if
multiple actions are pending at the end of another action. For example, suppose that, while
an injected conversion is in process (JCIP=1), a single write operation to DFSDMx_CR1
writes ‘1’ to RSWSTART, requesting a regular conversion. When the injected sequence
finishes, the precedence dictates that the regular conversion is performed next and its
delayed start is signalized in RPEND bit.
21.3.18 Power optimization in run mode
In order to reduce the consumption, the DFSDM filter and integrator are automatically put
into idle when not used by conversions (RCIP=0, JCIP=0).
21.4 DFSDM interrupts
In order to increase the CPU performance, a set of interrupts related to the CPU event
occurrence has been implemented:
• End of injected conversion interrupt:
– enabled by JEOCIE bit in DFSDMx_CR2 register
– indicated in JEOCF bit in DFSDMx_ISR register
– cleared by reading DFSDMx_JDATAR register (injected data)
– indication of which channel end of conversion occurred, reported in JDATACH[2:0]
bits in DFSDMx_JDATAR register
• End of regular conversion interrupt:
– enabled by REOCIE bit in DFSDMx_CR2 register
– indicated in REOCF bit in DFSDMx_ISR register
– cleared by reading DFSDMx_RDATAR register (regular data)
– indication of which channel end of conversion occurred, reported in
RDATACH[2:0] bits in DFSDMx_RDATAR register
• Data overrun interrupt for injected conversions:
– occurred when injected converted data were not read from DFSDMx_JDATAR
register (by CPU or DMA) and were overwritten by a new injected conversion
– enabled by JOVRIE bit in DFSDMx_CR2 register
– indicated in JOVRF bit in DFSDMx_ISR register
– cleared by writing ‘1’ into CLRJOVRF bit in DFSDMx_ICR register
• Data overrun interrupt for regular conversions:
– occurred when regular converted data were not read from DFSDMx_RDATAR
register (by CPU or DMA) and were overwritten by a new regular conversion
– enabled by ROVRIE bit in DFSDMx_CR2 register
– indicated in ROVRF bit in DFSDMx_ISR register
– cleared by writing ‘1’ into CLRROVRF bit in DFSDMx_ICR register
• Analog watchdog interrupt:
To Next Page
Loading...
Need help?
General
