Liquid crystal display controller (LCD) RM0351
660/1693 DocID024597 Rev 3
22.3 LCD functional description
22.3.1 General description
The LCD controller has five main blocks (see Figure 153):
Figure 153. LCD controller block diagram
Note: LCDCLK is the same as RTCCLK. Please refer to the RTC/LCD clock description in the
RCC section of this manual.
The frequency generator allows you to achieve various LCD frame rates starting from an
LCD input clock frequency (LCDCLK) which can vary from 32 kHz up to 1 MHz.
3 different clock sources can be used to provide the LCD clock (LCDCLK/RTCCLK):
• 32 kHz Low speed external RC (LSE)
• 32 kHz Low speed internal RC (LSI)
• High speed external (HSE) divided by 32
$''5(66%86
'$7$%86
)5(48(1&<*(1(5$725
069
/&'&/.
&20
&20
9
/&'
9
66
&20>@
36>@
',9>@
/&'&/./&'&/.
FNBGLY
(1
+'
$QDORJ
VZLWFK
DUUD\
&&>@
9
/&'
9
/&'
9
/&'
%,$6>@
,QWHUUXSW
FNBSV
,23RUWV
$QDORJVWHSXS
FRQYHUWHU
5($'<
96(/
67$7,&
6(*>@
6(*>@
6(*>@
&20>@
6(*
08;
&20
$QDORJ
VZLWFK
DUUUD\
6(*
6(*
6(*
&20
6(*
&20
6(*
&20
6(*
&20
92/7$*(
*(1(5$725
&2175$67
&21752//(5
/&'
5(*6
38/6(*(1
/&'5$0
[ELWV
WR08;
6(*
'5,9(5
&20
'5,9(5
6(*>@
6(*>@
&/2&.08;
ELWSUHVFDOHU
'LYLGHE\WR
/&'
5(*6