ST STM32L4x6 User Manual

Analog-to-digital converters (ADC) RM0351
492/1693 DocID024597 Rev 3
Figure 116. Alternate trigger: injected group of each ADC
Note: Regular conversions can be enabled on one or all ADCs. In this case the regular
conversions are independent of each other. A regular conversion is interrupted when the
ADC has to perform an injected conversion. It is resumed when the injected conversion is
finished.
The time interval between 2 trigger events must be greater than or equal to 1 ADC clock
period. The minimum time interval between 2 trigger events that start conversions on the
same ADC is the same as in the single ADC mode.
Injected discontinuous mode enabled (JDISCEN=1 for both ADC)
If the injected discontinuous mode is enabled for both master and slave ADCs:
• When the 1st trigger occurs, the first injected channel of the master ADC is converted.
• When the 2nd trigger occurs, the first injected channel of the slave ADC is converted.
• And so on.
A JEOS interrupt, if enabled, is generated after all injected channels of the master ADC in
the group have been converted.
A JEOS interrupt, if enabled, is generated after all injected channels of the slave ADC in the
group have been converted.
JEOC interrupts, if enabled, can also be generated after each injected conversions.
If another external trigger occurs after all injected channels in the group have been
converted then the alternate trigger process restarts.
0$67(5$'&
DLP
6/$9($'&
-(2&RQ
PDVWHU$'&
-(2&RQ
VODYH$'&
-(2&-(26RQ
PDVWHU$'&
-(2&RQ
PDVWHU$'&
-(2&RQ
VODYH$'&
-(2&-(26RQ
VODYH$'&
VWWULJJHU
QGWULJJHU
0$67(5$'&
6/$9($'&
-(2&RQ
PDVWHU$'&
-(2&RQ
VODYH$'&
-(2&-(26RQ
PDVWHU$'&
-(2&RQ
PDVWHU$'&
-(2&RQ
VODYH$'&
-(2&-(26RQ
VODYH$'&
UGWULJJHU
WKWULJJHU
6DPSOLQJ
&RQYHUVLRQ

ST STM32L4x6 Specifications

General

Brand	ST
Model	STM32L4x6
Category	Microcontrollers
Language	English