ST STM32L4x6

DocID024597 Rev 3 723/1693
RM0351 Advanced encryption standard hardware accelerator (AES)
751
25.5.3 Counter Mode (CTR)
In counter mode, a 32-bit counter is used in addition to a nonce value for the XOR operation
with the cipher text or plain text (refer to Figure 177 and Figure 178).
Figure 177. CTR mode encryption
Figure 178. CTR mode decryption
06
$(6B',153ODLQWH[W
$(6B.(<5[.H\
%ORFNFLSKHU
HQFU\SWLRQ
$(6B,95[
1RQFH FRXQWHU
6ZDS
PDQDJHPHQW
'DWDW\SH>@
$(6B'2875&LSKHUWH[W
6ZDS
PDQDJHPHQW
'DWDW\SH>@
$(6B.(<5[.H\
%ORFNFLSKHU
HQFU\SWLRQ
$(6B,95[
1RQFH
6ZDS
PDQDJHPHQW
'DWDW\SH>@
$(6B'2875&LSKHUWH[W
6ZDS
PDQDJHPHQW
'DWDW\SH>@
$(6B',153ODLQWH[W
FRXQWHU
D^ϭϴϵϰϮsϭ
$(6B',15&LSKHUWH[W
$(6B.(<5[.H\
%ORFNFLSKHU
HQFU\SWLRQ
$(6B,95[
1RQFH FRXQWHU
6ZDS
PDQDJHPHQW
'DWDW\SH
>@
$(6B'28753ODLQWH[W
6ZDS
PDQDJHPHQW
'DWDW\SH>@