EasyManuals Logo

ST STM32G0 1 Series User Manual

ST STM32G0 1 Series
1390 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #119 background imageLoading...
Page #119 background image
RM0444 Rev 5 119/1390
RM0444 Power control (PWR)
159
4 Power control (PWR)
4.1 Power supplies
The STM32G0x1 devices require a 1.7 V to 3.6 V operating supply voltage (V
DD
). Several
different power supplies are provided to specific peripherals:
V
DD
= 1.7 V (1.60 V) to 3.6 V
V
DD
is the external power supply for the internal regulator and the system analog such
as reset, power management and internal clocks. It is provided externally through
VDD/VDDA pin.
Note that the minimum voltage of 1.7 V corresponds to power-on reset release
threshold V
POR(MAX)
. Once this threshold is crossed and power-on reset is released,
the functionality is guaranteed down to power-down reset threshold V
PDR(MIN)
.
V
DDA
= 1.62 V (ADC and COMP) / 1.8 V (DAC) / 2.4 V (VREFBUF) to 3.6 V
V
DDA
is the analog power supply for the A/D converter, D/A converters, voltage
reference buffer and comparators. V
DDA
voltage level is identical to V
DD
voltage as it is
provided externally through VDD/VDDA pin.
V
DDIO1
= V
DD
V
DDIO1
is the power supply for the I/Os. V
DDIO1
voltage level is identical to V
DD
voltage
as it is provided externally through VDD/VDDA pin.
V
DDIO2
= 1.6 to 3.6 V (only available on STM32G0B1xx and STM32G0C1xx)
V
DDIO2
is the power supply from VDDIO2 pin for selected I/Os. Although V
DDIO2
is
independent of V
DD
or V
DDA
, it must not be applied without valid V
DD
.
V
BAT
= 1.55 V to 3.6 V
V
BAT
is the power supply (through a power switch) for RTC, TAMP, low-speed external
32.768 kHz oscillator and backup registers when V
DD
is not present. V
BAT
is provided
externally through VBAT pin. When this pin is not available on the package, it is
internally bonded to VDD/VDDA.
V
REF+
is the input reference voltage for the ADC and DAC, or the output of the internal
voltage reference buffer (when enabled). When V
DDA
< 2 V, V
REF+
must be equal to
V
DDA
. When V
DDA
≥ 2 V, V
REF+
must be between 2 V and V
DDA
. It can be grounded
when the ADC and DAC are not active.
The internal voltage reference buffer supports two output voltages, which is configured
with VRS bit of the VREFBUF_CSR register:
–V
REF+
around 2.048 V (requiring V
DDA
equal to or higher than 2.4 V)
–V
REF+
around 2.5 V (requiring V
DDA
equal to or higher than 2.8 V)
V
REF+
is delivered through VREF+ pin. On packages without VREF+ pin, V
REF+
is
internally connected with V
DD
, and the internal voltage reference buffer must be kept
disabled (refer to datasheets for package pinout description).
V
CORE
An embedded linear voltage regulator is used to supply the V
CORE
internal digital
power. V
CORE
is the power supply for digital peripherals, SRAM and Flash memory.
The Flash memory is also supplied by V
DD
.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32G0 1 Series and is the answer not in the manual?

ST STM32G0 1 Series Specifications

General IconGeneral
BrandST
ModelSTM32G0 1 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals