EasyManua.ls Logo

ST STM32G0 1 Series - Figure 242. Counter Timing Diagram, Internal Clock Divided by 4; Figure 243. Counter Timing Diagram, Internal Clock Divided by N

ST STM32G0 1 Series
1390 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RM0444 Rev 5 749/1390
RM0444 General-purpose timers (TIM15/TIM16/TIM17)
830
Figure 242. Counter timing diagram, internal clock divided by 4
Figure 243. Counter timing diagram, internal clock divided by N
0000
0001
0035
0036
MS31080V2
CK_PSC
Timerclock = CK_CNT
Counter register
Update event (UEV)
Counter overflow
Update interrupt flag
(UIF)
CNT_EN
00
1F
20
MS31081V2
CK_PSC
Timerclock = CK_CNT
Counter register
Update event (UEV)
Counter overflow
Update interrupt flag
(UIF)

Table of Contents

Related product manuals