EasyManua.ls Logo

NXP Semiconductors LPC1768 - Page 830

NXP Semiconductors LPC1768
841 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
UM10360 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
User manual Rev. 3 — 20 December 2013 830 of 841
continued >>
NXP Semiconductors
UM10360
Chapter 35: Supplementary information
19.8.5 I
2
C Monitor mode control register (I2MMCTRL:
I
2
C0, I2C0MMCTRL - 0x4001 C01C; I
2
C1,
I2C1MMCTRL- 0x4005 C01C; I
2
C2,
I2C2MMCTRL- 0x400A 001C) . . . . . . . . . . . 445
19.8.5.1 Interrupt in Monitor mode . . . . . . . . . . . . . . . 446
19.8.5.2 Loss of arbitration in Monitor mode . . . . . . . 446
19.8.6 I
2
C Data buffer register (I2DATA_BUFFER: I
2
C0,
I2CDATA_BUFFER - 0x4001 C02C; I
2
C1,
I2C1DATA_BUFFER- 0x4005 C02C; I
2
C2,
I2C2DATA_BUFFER- 0x400A 002C) . . . . . . 447
19.8.7 I
2
C Slave Address registers (I2ADR0 to 3: I
2
C0,
I2C0ADR[0, 1, 2, 3]- 0x4001 C0[0C, 20, 24, 28];
I
2
C1, I2C1ADR[0, 1, 2, 3] - address
0x4005 C0[0C, 20, 24, 28]; I
2
C2, I2C2ADR[0, 1, 2,
3] - address 0x400A 00[0C, 20, 24, 28]). . . . 447
19.8.8 I
2
C Mask registers (I2MASK0 to 3: I
2
C0,
I2C0MASK[0, 1, 2, 3] - 0x4001 C0[30, 34, 38, 3C];
I
2
C1, I2C1MASK[0, 1, 2, 3] - address
0x4005 C0[30, 34, 38, 3C]; I
2
C2, I2C2MASK[0, 1,
2, 3] - address 0x400A 00[30, 34, 38, 3C]). . 448
19.8.9 I
2
C SCL HIGH duty cycle register (I2SCLH: I
2
C0,
I2C0SCLH - 0x4001 C010; I
2
C1, I2C1SCLH -
0x4005 C010; I
2
C2, I2C2SCLH - 0x400A
0010) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 448
19.8.10 I
2
C SCL Low duty cycle register (I2SCLL: I
2
C0 -
I2C0SCLL: 0x4001 C014; I
2
C1 - I2C1SCLL:
0x4005 C014; I
2
C2 - I2C2SCLL: 0x400A
0014) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 448
19.8.11 Selecting the appropriate I
2
C data rate and duty
cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449
19.9 Details of I
2
C operating modes. . . . . . . . . . . 450
19.9.1 Master Transmitter mode . . . . . . . . . . . . . . . 451
19.9.2 Master Receiver mode . . . . . . . . . . . . . . . . . 453
19.9.3 Slave Receiver mode . . . . . . . . . . . . . . . . . . 455
19.9.4 Slave Transmitter mode . . . . . . . . . . . . . . . . 457
19.9.5 Detailed state tables . . . . . . . . . . . . . . . . . . . 458
19.9.6 Miscellaneous states . . . . . . . . . . . . . . . . . . 463
19.9.6.1 I2STAT = 0xF8 . . . . . . . . . . . . . . . . . . . . . . . 463
19.9.6.2 I2STAT = 0x00 . . . . . . . . . . . . . . . . . . . . . . . 463
19.9.7 Some special cases . . . . . . . . . . . . . . . . . . . 463
19.9.7.1 Simultaneous repeated START conditions from
two masters . . . . . . . . . . . . . . . . . . . . . . . . . 463
19.9.7.2 Data transfer after loss of arbitration . . . . . . 464
19.9.7.3 Forced access to the I
2
C-bus . . . . . . . . . . . . 464
19.9.7.4 I
2
C-bus obstructed by a LOW level on SCL or
SDA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 464
19.9.7.5 Bus error . . . . . . . . . . . . . . . . . . . . . . . . . . . 464
19.9.8 I
2
C state service routines. . . . . . . . . . . . . . . 466
19.9.8.1 Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 466
19.9.8.2 I
2
C interrupt service . . . . . . . . . . . . . . . . . . . 466
19.9.8.3 The state service routines . . . . . . . . . . . . . . 466
19.9.8.4 Adapting state services to an application. . . 466
19.10 Software example . . . . . . . . . . . . . . . . . . . . . 467
19.10.1 Initialization routine . . . . . . . . . . . . . . . . . . . 467
19.10.2 Start Master Transmit function. . . . . . . . . . . 467
19.10.3 Start Master Receive function . . . . . . . . . . . 467
19.10.4 I
2
C interrupt routine . . . . . . . . . . . . . . . . . . . 467
19.10.5 Non mode specific states. . . . . . . . . . . . . . . 467
19.10.5.1 State: 0x00. . . . . . . . . . . . . . . . . . . . . . . . . . 467
19.10.5.2 Master States. . . . . . . . . . . . . . . . . . . . . . . . 468
19.10.5.3 State: 0x08. . . . . . . . . . . . . . . . . . . . . . . . . . 468
19.10.5.4 State: 0x10. . . . . . . . . . . . . . . . . . . . . . . . . . 468
19.10.6 Master Transmitter states . . . . . . . . . . . . . . 468
19.10.6.1 State: 0x18. . . . . . . . . . . . . . . . . . . . . . . . . . 468
19.10.6.2 State: 0x20. . . . . . . . . . . . . . . . . . . . . . . . . . 469
19.10.6.3 State: 0x28. . . . . . . . . . . . . . . . . . . . . . . . . . 469
19.10.6.4 State: 0x30. . . . . . . . . . . . . . . . . . . . . . . . . . 469
19.10.6.5 State: 0x38. . . . . . . . . . . . . . . . . . . . . . . . . . 469
19.10.7 Master Receive states . . . . . . . . . . . . . . . . . 469
19.10.7.1 State: 0x40. . . . . . . . . . . . . . . . . . . . . . . . . . 469
19.10.7.2 State: 0x48. . . . . . . . . . . . . . . . . . . . . . . . . . 470
19.10.7.3 State: 0x50. . . . . . . . . . . . . . . . . . . . . . . . . . 470
19.10.7.4 State: 0x58. . . . . . . . . . . . . . . . . . . . . . . . . . 470
19.10.8 Slave Receiver states . . . . . . . . . . . . . . . . . 470
19.10.8.1 State: 0x60. . . . . . . . . . . . . . . . . . . . . . . . . . 470
19.10.8.2 State: 0x68. . . . . . . . . . . . . . . . . . . . . . . . . . 471
19.10.8.3 State: 0x70. . . . . . . . . . . . . . . . . . . . . . . . . . 471
19.10.8.4 State: 0x78. . . . . . . . . . . . . . . . . . . . . . . . . . 471
19.10.8.5 State: 0x80. . . . . . . . . . . . . . . . . . . . . . . . . . 471
19.10.8.6 State: 0x88. . . . . . . . . . . . . . . . . . . . . . . . . . 472
19.10.8.7 State: 0x90. . . . . . . . . . . . . . . . . . . . . . . . . . 472
19.10.8.8 State: 0x98. . . . . . . . . . . . . . . . . . . . . . . . . . 472
19.10.8.9 State: 0xA0. . . . . . . . . . . . . . . . . . . . . . . . . . 472
19.10.9 Slave Transmitter states . . . . . . . . . . . . . . . 472
19.10.9.1 State: 0xA8. . . . . . . . . . . . . . . . . . . . . . . . . . 472
19.10.9.2 State: 0xB0. . . . . . . . . . . . . . . . . . . . . . . . . . 473
19.10.9.3 State: 0xB8. . . . . . . . . . . . . . . . . . . . . . . . . . 473
19.10.9.4 State: 0xC0 . . . . . . . . . . . . . . . . . . . . . . . . . 473
19.10.9.5 State: 0xC8 . . . . . . . . . . . . . . . . . . . . . . . . . 473
Chapter 20: LPC176x/5x I2S
20.1 Basic configuration . . . . . . . . . . . . . . . . . . . . 474
20.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 474
20.3 Description . . . . . . . . . . . . . . . . . . . . . . . . . . 475
20.4 Pin descriptions . . . . . . . . . . . . . . . . . . . . . . 476

Table of Contents

Other manuals for NXP Semiconductors LPC1768

Related product manuals