ARM Cortex-A35

Register access is encoded as follows:
Table B2-63 ISR_EL1 access encoding
op0 op1 CRn CRm op2
11 000 1100 0001 000
B2 AArch64 system registers
B2.72 Interrupt Status Register, EL1
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B2-485
Non-Confidential