EasyManua.ls Logo

ARM Cortex-A35

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
C8.9 External Debug Peripheral Identification Register 0
The EDPIDR0 characteristics are:
Purpose
Provides information to identify an external debug component.
Usage constraints
This register is accessible as follows:
Off DLK OSLK EDAD SLK Default
- - - - - RO
Table C1-1 Conditions on external register access to debug registers on page C1-579 describes
the condition codes.
Configurations
The EDPIDR0 is in the Debug power domain.
Attributes
See C8.1 Memory-mapped debug register summary on page C8-644.
RES0
31 0
78
Part_0
Figure C8-7 EDPIDR0 bit assignments
[31:8]
Reserved, RES0.
Part_0, [7:0]
0x04 Least significant byte of the debug part number.
The EDPIDR0 can be accessed through the external debug interface, offset 0xFE0.
C8 Memory-mapped debug registers
C8.9 External Debug Peripheral Identification Register 0
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C8-658
Non-Confidential

Table of Contents

Related product manuals