ARM Cortex-A35 User Manual

C1.3 Effects of resets on debug registers
Some of the processor reset signals affect the debug registers.
nCPUPORESET
Cold reset that covers reset of the processor logic and the integrated debug functionality.
The signal initializes the processor logic, including the debug, Embedded Trace Macrocell
(ETM) trace unit, breakpoint, watchpoint logic, and performance monitors logic.
nCORERESET
Warm reset that covers reset of the processor logic.
The signal resets some of the debug and performance monitor logic.
nPRESETDBG
External debug reset that covers the resetting of the external debug interface and has no impact
on the processor functionality.
The signal initializes the shared debug APB, Cross Trigger Interface (CTI), and Cross Trigger
Matrix (CTM) logic.
Related information
A3.3 Resets on page A3-52
Appendix A Signal Descriptions on page Appx-A-847
C1 Debug
C1.3 Effects of resets on debug registers
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C1-578
Non-Confidential

ARM Cortex-A35 Specifications

General

Brand	ARM
Model	Cortex-A35
Category	Computer Hardware
Language	English