EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #892 background imageLoading...
Page #892 background image
C.1 Revisions
This section describes the technical changes between released issues of this book.
Table C-1 Issue 0000-00
Change Location Affects
First release for r0p0.
- -
Table C-2 Issue 0001-00
Change Location Affects
Product name udpated from the
Mercury processor to the Cortex-
A35 processor.
Everywhere the product name is used. All versions
First release for r0p1, revision
information updated.
B2.83 Main ID Register, EL1 on page B2-510.
B3.3 CPU Interface Identification Register on page B3-562.
B3.8 VM CPU Interface Identification Register on page B3-567.
C8.10 External Debug Peripheral Identification Register 1 on page C8-659.
C9.8 ROM Table Peripheral Identification Register 2 on page C9-680.
C10.14 Performance Monitors Peripheral Identification Register 2
on page C10-722.
C11.13 Trace ID Register on page C11-750.
C11.68 ETM Peripheral Identification Register 2 on page C11-816.
C12.8 CTI Peripheral Identification Register 2 on page C12-835.
r0p1
References to CP15DISABLE
signal removed.
B1.1 AArch32 register summary on page B1-150.
B1.101 Primary Region Remap Register on page B1-322.
B1.103 Reset Management Register on page B1-326.
B1.105 System Control Register on page B1-331.
All versions
CPUID/Way [20:18] bit field
description updated.
B1.44 CPU Memory Error Syndrome Register on page B1-214.
B2.38 CPU Memory Error Syndrome Register, EL1 on page B2-418.
All versions
B1.94 L2 Memory Error Syndrome Register on page B1-307.
B2.76 L2 Memory Error Syndrome Register, EL1 on page B2-493.
All versions
CCSIDR and CCSIDR_EL1
encodings table
updated.CPUID/Way [21:18] bit
field description updated.
B1.39 Cache Size ID Register on page B1-201.
B2.29 Cache Size ID Register, EL1 on page B2-398.
All versions
ICB [31:30] bit field description
updated.
LoUIS [23:21] bit field updated.
B1.40 Cache Level ID Register on page B1-204.
B2.30 Cache Level ID Register, EL1 on page B2-400.
All versions
DYNSDIS [11] bit updated.
B1.42 CPU Auxiliary Control Register on page B1-208. All versions
C Revisions
C.1 Revisions
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
Appx-C-892
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals