EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #750 background imageLoading...
Page #750 background image
C11.13 Trace ID Register
The TRCTRACEIDR characteristics are:
Purpose
Sets the trace ID for instruction trace.
Usage constraints
You must always program this register as part of trace unit initialization.
Accepts writes only when the trace unit is disabled.
Configurations
Available in all configurations.
Attributes
TRCTRACEIDR is a 32-bit RW trace register.
See C11.1 ETM register summary on page C11-733.
31
0
RES0 TRACEID
67
Figure C11-12 TRCTRACEIDR bit Assignments
[31:7]
Reserved, RES0.
TRACEID, [6:0]
Trace ID value. When only instruction tracing is enabled, this provides the trace ID.
The TRCTRACEIDR can be accessed through the external debug interface, offset 0x040.
C11 ETM registers
C11.13 Trace ID Register
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C11-750
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals