Chapter B1
AArch32 system registers
This chapter describes the system registers in the AArch32 state.
It contains the following sections:
• B1.1 AArch32 register summary on page B1-150.
• B1.2 c0 registers on page B1-152.
• B1.3 c1 registers on page B1-155.
• B1.4 c2 registers on page B1-156.
• B1.5 c3 registers on page B1-157.
• B1.6 c4 registers on page B1-158.
• B1.7 c5 registers on page B1-159.
• B1.8 c6 registers on page B1-160.
• B1.9 c7 registers on page B1-161.
• B1.10 c7 system operations on page B1-162.
• B1.11 c8 system operations on page B1-165.
• B1.12 c9 registers on page B1-167.
• B1.13 c10 registers on page B1-168.
• B1.14 c11 registers on page B1-169.
• B1.15 c12 registers on page B1-170.
• B1.16 c13 registers on page B1-172.
• B1.17 c14 registers on page B1-173.
• B1.18 c15 registers on page B1-174.
• B1.19 64-bit registers on page B1-175.
• B1.20 AArch32 Identification registers on page B1-176.
• B1.21 AArch32 Virtual memory control registers on page B1-178.
• B1.22 AArch32 Fault handling registers on page B1-179.
• B1.23 AArch32 Other System control registers on page B1-180.
100236_0100_00_en
Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B1-147
Non-Confidential
To Next Page
Loading...
Need help?
General
