EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #726 background imageLoading...
Page #726 background image
C10.18 Performance Monitors Component Identification Registers
There are four read-only PMU Component Identification Registers, Component ID0 through Component
ID3.
Table C10-9 Summary of the Performance Monitors Component Identification Registers
Register Value Offset
Component ID0
0x0D 0xFF0
Component ID1
0x90 0xFF4
Component ID2
0x05 0xFF8
Component ID3
0xB1 0xFFC
The Performance Monitors Component Identification Registers identify Performance Monitor as Arm
PMUv3 architecture.
C10 PMU registers
C10.18 Performance Monitors Component Identification Registers
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C10-726
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals