EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #188 background imageLoading...
Page #188 background image
B1.29 AArch32 GIC system registers
The following table shows the GIC system registers in AArch32 state.
See the Arm
®
Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and
version 4.0 for more information.
Table B1-28 AArch32 GIC system registers
Name CRn Op1 CRm Op2 Type Reset Width Description
ICC_SGI1R - 0 c12 - WO - 64-bit SGI Generation Register 1
ICC_ASGI1R - 1 c12 - WO - 64-bit Alternate SGI Generation Register 1
ICC_SGI0R - 2 c12 - WO - 64-bit SGI Generation Register 0
ICC_PMR c4 0 c6 0 RW
0x00000000
32-bit Priority Mask Register
ICC_IAR0 c12 0 c8 0 RO - 32-bit Interrupt Acknowledge Register 0
ICC_EOIR0 1 WO - 32-bit End Of Interrupt Register 0
ICC_HPPIR0 2 RO - 32-bit Highest Priority Pending Interrupt Register 0
ICC_BPR0 3 RW
0x00000002
32-bit Binary Point Register 0
ICC_AP0R0 4 RW
0x00000000
32-bit Active Priorities 0 Register 0
ICC_AP1R0 c9 0 RW
0x00000000
32-bit Active Priorities 1 Register 0
ICC_DIR c11 1 WO - 32-bit Deactivate Interrupt Register
ICC_RPR 3 RO - 32-bit Running Priority Register
ICC_IAR1 c12 0 RO - 32-bit Interrupt Acknowledge Register 1
ICC_EOIR1 1 WO - 32-bit End Of Interrupt Register 1
ICC_HPPIR1 2 RO - 32-bit Highest Priority Pending Interrupt Register 1
ICC_BPR1 3 RW
0x00000003
32-bit
Binary Point Register 1
This is the reset value in non-secure state. In secure
state, the reset value is 0x00000002.
ICC_CTLR 4 RW
0x00000400
32-bit Interrupt Control Register
ICC_SRE 5 RW
0x00000000
32-bit System Register Enable Register
ICC_IGRPEN0 6 RW
0x00000000
32-bit Interrupt Group Enable Register 0
ICC_IGRPEN1 7 RW
0x00000000
32-bit Interrupt Group Enable Register 1
ICH_AP0R0 4 c8 0 RW
0x00000000
32-bit Interrupt Controller Hyp Active Priorities Register (0,0)
ICH_AP1R0 c9 0 RW
0x00000000
32-bit Interrupt Controller Hyp Active Priorities Register (1,0)
ICC_HSRE 5 RW
0x00000000
32-bit System Register Enable Register for EL2
ICH_HCR c11 0 RW
0x00000000
32-bit Interrupt Controller Hyp Control Register
ICH_VTR 1 RO
0x90080003
32-bit Interrupt Controller VGIC Type Register
ICH_MISR 2 RO
0x00000000
32-bit Interrupt Controller Maintenance Interrupt State
Register
B1 AArch32 system registers
B1.29 AArch32 GIC system registers
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B1-188
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals