ARM Cortex-A35 User Manual

B1.44 CPU Memory Error Syndrome Register
The CPUMERRSR characteristics are:
Purpose
Holds ECC errors on the:
• L1 data RAMs.
• L1 tag RAMs.
• TLB RAMs.
This register is used for recording ECC errors on all processor RAMs.
Usage constraints
This register is accessible as follows:
EL0
(NS)
EL0
(S)
EL1
(NS)
EL1
(S)
EL2
EL3
(SCR.NS = 1)
EL3
(SCR.NS = 0)
- - RW RW RW RW RW
Configurations
CPUMERRSR is mapped to the AArch64 CPUMERRSR_EL1 register. See B2.38 CPU
Memory Error Syndrome Register, EL1 on page B2-418.
There is one copy of this register that is used in both Secure and Non-secure states.
A write of any value to the register updates the register to 0000000000000000.
Attributes
CPUMERRSR is a 64-bit register.
24
23 21 20
Other error
count
Repeat error
count
3132 063
RES0
4748 40 39 30
Valid
RAMID
18 17
RES0
CPUID/Way
RAM address
Fatal
RES0
12 1162
Figure B1-8 CPUMERRSR bit assignments
Fatal, [63]
Fatal bit. This bit is set to 1 on the first memory error that caused a data abort. It is a sticky bit
so that after it is set, it remains set until the register is written.
The reset value is 0.
[62:48]
Reserved, RES0.
Other error count, [47:40]
This field is set to 0 on the first memory error and is incremented on any memory error that does
not match the RAMID and Bank/Way information in this register while the sticky Valid bit is
set.
The reset value is 0.
B1 AArch32 system registers
B1.44 CPU Memory Error Syndrome Register
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B1-214
Non-Confidential

ARM Cortex-A35 Specifications

General

Brand	ARM
Model	Cortex-A35
Category	Computer Hardware
Language	English