ARM Cortex-A35

C8.14 External Debug Peripheral Identification Register 5-7
No information is held in the Peripheral ID5, Peripheral ID6, and Peripheral ID7 Registers.
They are reserved for future use and are RES0.
C8 Memory-mapped debug registers
C8.14 External Debug Peripheral Identification Register 5-7
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C8-663
Non-Confidential