ARM Cortex-A35

B2.11 AArch64 Reset registers
The following table shows the reset registers in AArch64 state.
Table B2-11 AArch64 reset management registers
Name Type Reset Width Description
RVBAR_EL3 RO - 64
B2.88 Reset Vector Base Address Register, EL3 on page B2-521
The reset value depends on the RVBARADDR signal.
RMR_EL3 RW
0x00000001
32 B2.87 Reset Management Register, EL3 on page B2-519
B2 AArch64 system registers
B2.11 AArch64 Reset registers
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B2-375
Non-Confidential