ARM Cortex-A35 User Manual

B1.51 DFSR with Long-descriptor translation table format
DFSR has a specific format when using the Long-descriptor translation table format.
The following figure shows the DFSR bit assignments when using the Long-descriptor translation table
format.
31 14 13 12 11 10 9 8 5 0
RES0 1
CM
ExT
WnR
RES0
Status
6
RES0
Figure B1-14 DFSR bit assignments for Long-descriptor translation table format
[31:14]
Reserved, RES0.
CM, [13]
Cache maintenance fault. For synchronous faults, this bit indicates whether a cache maintenance
operation generated the fault:
0 Abort not caused by a cache maintenance operation.
1 Abort caused by a cache maintenance operation.
ExT, [12]
External abort type. This field indicates whether an AXI Decode or Slave error caused an abort:
0 External abort marked as DECERR.
1 External abort marked as SLVERR.
For aborts other than external aborts this bit always returns 0.
WnR, [11]
Write not Read bit. This field indicates whether the abort was caused by a write or a read access:
0 Abort caused by a read access.
1 Abort caused by a write access.
For faults on CP15 cache maintenance operations, including the VA to PA translation
operations, this bit always returns a value of 1.
[10]
Reserved, RES0.
[9]
RAO.
[8:6]
Reserved, RES0.
Status, [5:0]
Fault Status bits. This field indicates the type of exception generated. Any encoding not listed is
reserved.
0b000000 Address size fault in TTBR0 or TTBR1.
0b0001LL Translation fault, LL bits indicate level.
B1 AArch32 system registers
B1.51 DFSR with Long-descriptor translation table format
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B1-226
Non-Confidential

ARM Cortex-A35 Specifications

General

Brand	ARM
Model	Cortex-A35
Category	Computer Hardware
Language	English