EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #356 background imageLoading...
Page #356 background image
B1.121 Virtualization Processor ID Register
The VPIDR characteristics are:
Purpose
Holds the value of the Virtualization Processor ID. This is the value returned by Non-secure
EL1 reads of MIDR. See Figure B1-50 MIDR bit assignments on page B1-313.
Usage constraints
This register is accessible as follows:
EL0
(NS)
EL0
(S)
EL1
(NS)
EL1
(S)
EL2
EL3
(SCR.NS = 1)
EL3
(SCR.NS = 0)
- - - - RW RW -
Configurations
VPIDR is architecturally mapped to AArch64 register VPIDR_EL2. See B2.104 Virtualization
Processor ID Register, EL2 on page B2-555.
Attributes
VPIDR is a 32-bit register.
VPIDR resets to the value of MIDR.
31
0
VPIDR
Figure B1-69 VPIDR bit assignments
VPIDR, [31:0]
MIDR value returned by Non-secure PL1 reads of the MIDR. The MIDR description defines the
subdivision of this value. See Figure B1-50 MIDR bit assignments on page B1-313.
To access the VPIDR:
MRC p15,4,<Rt>,c0,c0,0 ; Read VPIDR into Rt
MCR p15,4,<Rt>,c0,c0,0 ; Write Rt to VPIDR
Register access is encoded as follows:
Table B1-100 VPIDR access encoding
coproc opc1 CRn CRm opc2
1111 100 0000 0000 000
B1 AArch32 system registers
B1.121 Virtualization Processor ID Register
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B1-356
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals