ARM Cortex-A35

Chapter C2
PMU
This chapter describes the Performance Monitor Unit (PMU) of the processor.
It contains the following sections:
• C2.1 About the PMU on page C2-586.
• C2.2 External register access permissions to the PMU registers on page C2-587.
• C2.3 Performance monitoring events on page C2-588.
• C2.4 PMU interrupts on page C2-592.
• C2.5 Exporting PMU events on page C2-593.
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C2-585
Non-Confidential