EasyManuals Logo

ARM Cortex-A35 User Manual

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #644 background imageLoading...
Page #644 background image
C8.1 Memory-mapped debug register summary
The following table shows the offset address for the registers that are accessible from the external debug
interface.
For those registers not described in this chapter, see the Arm
®
Architecture Reference Manual Armv8, for
Armv8-A architecture profile.
Table C8-1 Memory-mapped debug register summary
Offset Name Type Width Description
0x000-0x01C
- - Reserved
0x020
EDESR RW 32 External Debug Event Status Register
0x024
EDECR RW 32 External Debug Execution Control Register
0x028-0x02C
- - - Reserved
0x030
EDWAR[31:0] RO 64 External Debug Watchpoint Address Register
0x034
EDWAR[63:32]
0x038-0x07C
- - - Reserved
0x080
DBGDTRRX_EL0 RW 32 Debug Data Transfer Register, Receive
0x084
EDITR WO 32 External Debug Instruction Transfer Register
0x088
EDSCR RW 32
External Debug Status and Control Register
0x08C
DBGDTRTX_EL0 RW 32 Debug Data Transfer Register, Transmit
0x090
EDRCR WO 32 C8.2 External Debug Reserve Control Register on page C8-648
0x094
EDACR RW 32 External Debug Auxiliary Control Register
0x098
EDECCR RW 32 External Debug Exception Catch Control Register
0x09C
- - 32 Reserved
0x0A0
EDPCSRlo RO 32
External Debug Program Counter Sample Register, low word
0x0A4
EDCIDSR RO 32 External Debug Context ID Sample Register
0x0A8
EDVIDSR RO 32 External Debug Virtual Context Sample Register
0x0AC
EDPCSRhi RO 32
External Debug Program Counter Sample Register, high word
0x0B0-0x2FC
- - - Reserved
0x300
OSLAR_EL1 WO 32 OS Lock Access Register
0x304-0x30C
- - - Reserved
0x310
EDPRCR RW 32 External Debug Power/Reset Control Register
0x314
EDPRSR RO 32
External Debug Processor Status Register
0x318-0x3FC
- - -- Reserved
0x400
DBGBVR0_EL1[31:0] RW 64 Debug Breakpoint Value Register 0
0x404
DBGBVR0_EL1[63:32]
0x408
DBGBCR0_EL1 RW 32 C7.2 Debug Breakpoint Control Registers, EL1 on page C7-636
C8 Memory-mapped debug registers
C8.1 Memory-mapped debug register summary
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
C8-644
Non-Confidential

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A35 and is the answer not in the manual?

ARM Cortex-A35 Specifications

General IconGeneral
BrandARM
ModelCortex-A35
CategoryComputer Hardware
LanguageEnglish

Related product manuals