ARM Cortex-A35 User Manual

A.16 ATB interface signals
The ATB bus supports clock and data handling signals when the processor includes an ATB interface for
each core to output trace information for debugging.
This interface exists only if the processor is configured to have one or more ETMs.
You must balance all ATB interface signals with respect to CLKIN and time them relative to
ATCLKEN.
Table A-44 ATB interface signals
Signal Direction Description
ATCLKEN Input ATB clock enable
ATREADYMx Input ATB device ready
AFVALIDMx Input FIFO flush request
ATDATAMx[31:0] Output Data
ATVALIDMx Output Data valid
ATBYTESMx[1:0] Output Data size
AFREADYMx Output FIFO flush finished
ATIDMx[6:0] Output Trace source ID
SYNCREQMx Input Synchronization request from the trace sink
A Signal Descriptions
A.16 ATB interface signals
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
Appx-A-874
Non-Confidential

ARM Cortex-A35 Specifications

General

Brand	ARM
Model	Cortex-A35
Category	Computer Hardware
Language	English