A.19 CTI interface signals
The processor supports various cross-trigger signals when it implements the CTI.
Table A-47 CTI interface signals
Signal Direction Description
CTICHIN[3:0] Input Channel In
CTICHOUTACK[3:0] Input Channel Out acknowledge
CTICHOUT[3:0] Output Channel Out
CTICHINACK[3:0] Output Channel In acknowledge
CISBYPASS Input Channel interface sync bypass
CIHSBYPASS[3:0] Input Channel interface H/S bypass
CTIIRQ[CN:0] Output CTI interrupt, active-HIGH
CTIIRQACK[CN:0] Input CTI interrupt acknowledge
A Signal Descriptions
A.19 CTI interface signals
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
Appx-A-877
Non-Confidential