ARM Cortex-A35 User Manual

Table A8-2 AXI transactions (continued)
Attributes AXI transaction
Memory type Shareability Load Store Load exclusive Store exclusive
Normal, inner Non-cacheable, outer Write-
Back or Write-Through, or Normal, inner
Write-Through, outer Write-Back, Write-
Through or Non-cacheable, or Normal inner
Write-Back outer Non-cacheable or Write-
Through
Non-shared Read Write Read Write
Inner-shared Read with
ARLOCKM set HIGH
Write with AWLOCKM
set HIGH
Outer-shared
Normal, inner Write-Back, outer Write-Back Non-shared Read Write Read Write when the line is
evicted
Inner-shared
Outer-shared
Related information
Arm® AMBA® AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite, ACE and ACE-Lite
A8 AXI Master Interface
A8.3 AXI transactions
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
A8-109
Non-Confidential

ARM Cortex-A35 Specifications

General

Brand	ARM
Model	Cortex-A35
Category	Computer Hardware
Language	English