EasyManua.ls Logo

ARM Cortex-A35

Default Icon
894 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Table B1-25 Performance monitor registers (continued)
Name CRn Op1 CRm Op2 Reset Description
PMEVCNTR0 c14 0 c8 0 UNK
Performance Monitors Event Count Register 0
PMEVCNTR1 1 UNK
PMEVCNTR2 2 UNK
PMEVCNTR3 3 UNK
PMEVCNTR4 4 UNK
PMEVCNTR5 5 UNK
PMEVTYPER0 c12 0 UNK Performance Monitors Selected Event Type Register 0
PMEVTYPER1 1 UNK
PMEVTYPER2 2 UNK
PMEVTYPER3 3 UNK
PMEVTYPER4 4 UNK
PMEVTYPER5 5 UNK
PMCCFILTR c15 7
0x00000000
Performance Monitors Cycle Count Filter Register
B1 AArch32 system registers
B1.26 AArch32 Performance monitor registers
100236_0100_00_en Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights
reserved.
B1-184
Non-Confidential

Table of Contents

Related product manuals